Balcıoğlu, Y., Dündar, G., "A Standard Cell Phase Locked Loop Design, Analysis and High-level Synthesis Tool (CellPLL)", Integration-The Vlsi Journal, 58, 142-154, 2017.